6.11 System Interface Flow Control
Processor Coherency Data Response Flow Control
The processor can only issue a
processor coherency data response if:
the System interface is in
master state
SysWrRdy* was asserted two SysClk cycles previously
Copyright 1995, MIPS Technologies, Inc. -- 29 JAN 96
Generated with
CERN WebMaker
